Power IC Design 2 Session
Session Type: Poster
Session Code: ICD-P
Location: Poster 2
Date & Time: Tuesday June 03, 2025 (16:10 - 18:00)
Chair: Makoto Takamiya,
Yuichi Onozawa

 

   

Add To
My Sched		Paper
Id		TopicTitle/Author
5057 3 An On-Chip Tunable Negative Power Supply Within SiC MOSFET Gate Driver for Spurious Conduction Suppression and Reliable Driving
Yun Dai, Zekun Zhou, Rongxing Lai, Zijun Zhou, Jiaxing Mao, Bo Zhang
5118 3 A Study on a 4H-SiC-Based ESD Protection Device with Lower Operating Voltage Using an Additional PNP BJT Structure
U-Yeol Seo, Jaeyoon Oh, Minseo Kim, Donghyun Kim, Jihye Yoo, Heebae Lee, Seunghyun Kim, Kyuhyun Jung, Yongseo Koo
5180 3 High Voltage Monolithic GaN Power IC with High Speed Low-Power Consumption Level Shifter Circuit
Qianheng Dong, Jing Zhu, Yifei Zheng, Haoran Wang, Xiang Fan, Zihang Chen, Siyang Liu, Weifeng Sun, Kai Zhang, Siyuan...
5222 3 A Dynamic Gate Driver with Auto-Patterning to Reduce Ringing and Switching Loss
Wen Tao Cui, Wei Jia Zhang, Jingyuan Liang, Haruhiko Nishio, Motomitsu Iwamoto, Wai Tung Ng
5324 3 LLC Resonant Converter Controller with Burst Mode Control and Soft-Start Function
Shuang-Quan Tsai, Wan-Chien Chen, Chang-Ching Tu, Yi-Kai Hsiao, Hao-Chung Kuo, Po-Hung Chen
5348 3 A High Precision and Robustness Isolated Analog Signal Sensing for Monitoring Power Stages
Yuhan Chen, Xin Ming, Yu-Tong Wu, Tian-Yi Sun, Jun-Yu Chen, Zhuo Wang, Bo Zhang