Author Info
Paper Status
Templates
PDF Express
PDF Help
Type 3 Font Info
Copyright Form
General Info
Paper Search
View My Schedule
Low Voltage Power Devices Session
Session Type:
Lecture
Session Code:
LVT
Location:
Lecture Room
Date & Time:
Tuesday June 03, 2025 (08:40 - 10:20)
Chair:
Atsushi Sakai,
Raffaella Roggero
Papers are listed in the order they will be presented.
Add To
My Sched
Paper
Id
Topic
Title/Author
5229
2
Current Sharing in Trench MOSFETs During Fast Switching Transients
Riccardo Tambone, Alessandro Ferrara, Filippo Magrini, Raymond Hueting
5271
2
Polysilicon Trench Diode Based on P-N Junction
Lia Masoero, Rosalia Germana, Adriano Novarese, Alfio Scuderi, Monica Petralia, Alessandro Nodari, Patrick Calenzo
5058
2
Segmented Centroid and Stress-Buffered P-Body Taps for Stable Multi-Finger Power CMOS
Junghyun Oh, Jungkyung Kim, Jaehong Jeong, Hoon Chang, Ohkyum Kwon, Soyoung Kim
5186
2
Charge Field Modulation Mechanism and its Experiments in SJ-Based SOI BCD Process
Wentong Zhang, Jiangnan Mu, Teng Liu, Nailong He, Liqi An, Jingchuan Zhao, Sen Zhang, Ping Li, Rongyao Ma, Yongqiang ...
5043
2
High Performance Producible 90nm CFP LDMOS with a Secondary DPN-ISSG FP
Shaoxin Yu, Rongsheng Chen, Bo Wang, Xiaolong Zhao, Qishun Yao, Yan Jin
TOP